

CAMERON WHITLOW

(503)-385-5158 * whitloca@oregonstate.edu

PROFESSIONAL EXPERIENCE

Lattice Semiconductor R&D Intern

Summer 2019

- Validated and characterized SERDES components
- Analyzed data at up to 8 GHz using bists, scopes, and berts
- Utilized HDL to work FPGA fabric in different ratios, using a soft jtag port
- Used python to create a GUI that controls all register values in an FPGA

Oregon State University Ecampus
Student Department Employee

Fall 2018-Current

- Edit and transcribe lecture videos for professors
- Build classroom websites and create assignments, quizzes, and final tests
- Communicate with school staff for program testing and performance purposes

Business Connections

Summer 2016-Fall 2018

Live Business Answering Service

- Maintain a high level of customer service including difficult customers
- In depth knowledge of the customer/client database system
- Prioritize call requests and determine how to handle urgent and emergency situations
- Communicate effective and clearly to customers and clients

EDUCATION

Senior at Oregon State University, College of Engineering.

Major: Electrical Engineering

Minor: Computer Science

Current GPA: 3.79

Baccalaureates June 2020

Masters of Engineering Starting Fall 2020

SKILLS

Advanced Technical Literacy in C++, Java, Matlab, LTSpice, Arduino, Audacity, HDL, RTL,, Machine Language, and Microsoft Suite. Participant of the 2016 VEX World's Championship.

Experience in hand soldering, working with PCBs, designing and troubleshooting circuits, and working with microcontrollers and FPGAs. Familiar with communication protocols as established by IEEE.

PROJECTS

Mechanical implementation of PID control to monitor motor speed.

Radio communication between handheld controllers and microcontrollers.

Real time signal processing audio signals from a microphone to control LEDs, relays, servos, and motors.