Our junior design project was to implement a 5 byte DRAM array that could be controlled by an FPGA