I personally designed a single bit SRAM, and laid out 256*8 array of that SRAM bit in Electric. Then this was simulated in LT Spice as four columns of 64 wordlines. This simulation shows that the worldines can be read from and written to with a clock frequency of 250 MHz.