Developed and carried out tests for determining the source of increased ECC errors in modern RAM chips at Intel Corp. This procedure involved setting up servers with bare-bones Linux and memory stressing software. This also included applying environmental stresses to RAM chips, including heat cycling and vibration/shock cycling.